Mai Est ala! Sièce

1-Answer briefly on the following questions [25 points]

- 1. What in general terms, is the distinction between computer structure and computer function?
- Structure: is the way in which components relate to each other.
- Function: is the operation of individual components as part of the structure
- 2. What are the four main functions of a computer?

Data processing: Computer must be able to process data which may take a wide variety of forms and the range of processing.


Data storage: Computer stores data either temporarily or permanently.

Data movement: Computer must be able to move data between itself and the outside world.

Control: There must be a control of the above three functions.

3. In relation to computer architecture, what are buses?

- (i) Address bus: Address bus is used to carry the address. It is unidirectional bus. The address is sent to from CPU to memory and I/O port and hence unidirectional. It consists of 16, 20, 24 or more parallel signal lines.
- (ii) Data bus: Data bus is used to carry or transfer data to and from memory and I/O ports. They are bidirectional. The processor can read on data lines from memory and I/O port and as well as it can write data to memory. It consists of 8, 16, 32 or more parallel signal lines.
- (iii) Control bus: Control bus is used to carry control signals in order to regulate the control activities. They are bidirectional. The CPU sends control signals on the control bus to enable the outputs of addressed memory devices or port devices.



Bus interconnection scheme

4. Discuss in briefly the types of RAM.

Static RAM (SRAM)

The static RAM consists of flip flop that stores binary information and this stored information remains valid as long as power is applied to the unit.

Dynamic RAM (DRAM)

- The dynamic RAM stores the binary information in the form of electrical charges and capacitor is used for this purpose.
- Since charge stored in capacitor discharges with time, capacitor must be periodically recharged and which is also called *refreshing memory*.

5- What is a pipeline hazard? What are their types? Discuss

Pipeline hazard: Any condition that causes the pipeline to stall is called hazard. They are also called as stalls or bubbles.

The types of pipeline hazards

The various pipeline hazards are:

(i) Data hazard, (ii) Structural Hazard, and (iii) Control Hazard.

Data hazard

Any condition in which either the source or the destination operand of an instruction are not available at the time expected in the pipeline is called data hazard.

Instruction or control hazard

The pipeline may be stalled because of a delay in the availability of an instruction. For example, this may be a result of a miss in the cache, requiring the instruction to be fetched from the main memory. Such hazards are often called control hazards or instruction hazard.

Structural hazards.

This is the situation when two instruction require the use of a given hardware resource at the same time. The most common case in which this hazard may arise is in access to memory.

6. What are the modes of I/O transfer data?

Programmed I/O

Interrupt Driven I/O

Direct Memory Access (DMA)

- 7- Describe the function of the following in the fetch-execute cycle.
- Program counter
- The address bus
- The data bus
- The decoder
- The Arithmetic and Logic unit

- Program counter:

This is a register in the CPU which contains the memory address of the next instruction to be processed.

- The address bus:

The memory address of the instruction to be fetched is transmitted from the program counter to the RAM through the address bus.

- The data bus:

The data is transmitted from RAM back to the instruction register in the CPU through the data bus.

- The decoder:

The decoder in the control unit works out what the instruction means – what has to be done to the data.

- The Arithmetic and Logic unit:

Perform mathematical operations such as addition, subtraction, multiplication and division. Additionally, the ALU processes basic logical operations like AND/OR calculations.

2- Discuss with illustration by drawing [5 points]

1- Distinguish between Von-Neumann Architecture and Harvard Architecture


Von-Neumann Harvard - Two memories with two Buses allow - Content of the memory if organized and all installed memory can be used. parallel access to data access and - One bus is simpler for the control unit instructions. - Control unit for two buses is more design complicated and more expensive. - Computer with one bus is cheaper. - Error in a program can rewrite - Program cannot write itself. instruction and crash program execution. - Both memories can use different sizes. - Development of the Control Unit is - Development of a complicated Control cheaper and faster. Unit needs more time. - Data and instruction is accessed in the - Free data memory can't be used for same way. instruction and vice-versa. - One Bus (for Data, instruction and devices) is a bottleneck. Data Program CPU Memory Memory Central Processing Unit **BUS DEVICES** Memory Unit

2- The components the Control unit of a basic computer.

Control unit of a basic computer [slide 18]

Consists of:


- 1- Opcode Decoder 3X8 [D0 D7]
- 2- Timing Decoder 4X16 [T0 T15]
- 3- 4-bit sequence counter
- 4- Control logic gates
- 5- IR register with 16-bit



3- Answer by explanations the following questions [25 points]

1- Design a 2-bit binary ALU operations due to the following truth table of the control signals.

S1	S2	operation
0	0	A OR B
0	1	A AND B
1	0	A XOR B
1	1	A + B



2- Multiply given signed 2'S complement numbers A = 110101 multiplicand (-11) B = 011011 multiplier (+27)

3-(2) Midderm Answer	-00 A - 115	
	127) B-011.	all (2)
A Q O' M	M+1 Count	operation
And the control of th	man qui a put a put a principa de la compania del compania del compania de la compania del la compania de la compania della co	entrales established by the second
	<u>cololl 6</u>	
00 01		A-A-M Shot nen
000/01 00/01/01		
	9	64 A) Vik
00000 110110 1	Angra nda (Balak) a sa Basanda a da maka ka sa sa	shft rojut
110101	4	
1011 1010		A←A+M
10011101100		Shiff gut
the second sequence of the second second second sequence of the second s	2	
001011	La rest www.communical State	A LA~M
000110 111011 0		shift R
0001101101		and the state of t
The state of the s		
60000 101110 <u> </u>	and the second s	5hett R
110161	kiliking erim ingen jagan ja	and all difference productions of the production of the production and
110110 101110	and the second s	A ← A+M
111011 010111 0		, shila 19
	O	
result ACQ		en e
111011010111 = 2"+2"+2"+2"+2"+2"	7 + 26 + 2 + 2 + 3	+2 = -297

3- Consider 4-bit dividend and 2-bit divisor: Dividend = 1010 Divisor = 0011

(3) 	m 4-bit	Divide	nd = 10 10 = 00	
	,	DING	or = oóli = M	M+1=110
<u> </u>	Q	Counter:	kirjanasyanja ja järjän kannan kirjanasia kannan kannan kannan kannan kirjanasia kannan kirjan Kirjan kirjan kirjan kirjan kannan kirjanasia kannan kirjanasia kirjanasia kirjanasia kirjanasia kirjanasia ki	
	_lale	4	A STATE OF THE PROPERTY OF THE	
		and the state of the second	swift left	j.e.
loo	000	and the second s		
1_\	agaag <mark>adaagay</mark> i aasaa ahaada madaadaa ahaada dhaadaada dhaadaada dhaadaada dhaadaada dhaadaada dhaadaada dhaadaada		<u> A ← A - M</u>	l.
<u> </u>	and the second	an di sama na katalangan katalangan di sa sa katalangan katalangan katalangan sa sa Sa sa	akantahun dinangkan pandiki pendisihan keperaturah s	
	a place and a property of the	and the second control of the second control		
1-0001	0/00_		A C Atl	1
and the second s	APRILATE AND		(via) (1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	**************************************
0001	0100	3		
oo\o	- -\000	Secretarios de la company	SH.L,	
1101	nggana na nagarah kanada na a	in die Sie werde der verbeiteige der die der der der der der der der der der de		
*- <u>471 171 </u>	ryje (ser.) damentojno jerom ratilišeti bilini	tan kingli adamaktik balanga stangga pina labanat inaka da jijita	derdiese is a speed or flow where general trades and confidently or process.	inis serian demonstrator esta principal de destrib Antonio
+ <u>ioohl</u>			e entre service de la constant de la	
	-1000-			
	೭೦೦೮೭	and the control of th	5 }	4.1
1101		***************************************		. A U
+外回010	aleman de la composition della			and the second second
0010	- 000l		3.0	
	1;-		1	
1101	00 0		1 is 1)	Lefters.
To the second second	enement estimate in the control of t	and the second s		- A-M
(000)	1100	and the first of the second). (=1
kara sarat sa nakan dia dipanda Maria da karan d	harveyte oo oo daadaa ahkara da parii ee da aanaa ah aadaa ahkara da baara ah aanaa ah aanaa ah aadaa ahkara a Sa ga sa			C.
remder A-1	0,	Nectario de la compansión	O / -	***************************************
		-	·	

4- Add single precision floating point numbers A and B, where A= 44900000H and B= 42A00000H

	and the second s					
3 Add in Floating !	5 -0-2/ -					
(4) A = 449 00000H B = 42A00000H						
A = 0 00 0 00 100 1000 0000 000 000 000						
B=0100 0010 1010 00						
	<u> </u>					
	<u> </u>					
e = 1000 001 = 137	e= 10000101 =131					
	ي يوه لا يولو					
137-127-10	133 = 127 = 6 B = 1.01000 x 26					
A = 1,00 000 X2	13=1:01000X5					
= 10010.000 X26						
Z=A+B 10010 -000 x						
10011,0100×2°						
= 1.00110100 X2						
Normalize_						
10+127 - 137 = 1000 001						
- 7-0 1000 1001 00110100 0000 0000 0000						
449A0000 H						

5- Multiply (-18.25) by (9.5) using IEEE-754 32-bit floating-point format.

3-(5) Multiply (-18.25) by (9.5) way TEEE 754 32 bit = 1,00/1000 x 2 = 1,00/00/ x 2 100, 000 ... 3+127 = 13 0 × 10000010... 4+127=131=10000011 X = 0 100000 0 00 11 00000 -- 0 Y =1 10000011 0100000 Y= 100 00 X X = 1. ooll y 23 1001001 10.1011011 X27 =LeloHoloHX2 3 +127 = 135 = 10000111 = 1/000011101010101000000 = 173, 375. No Sugar Soft